### **CODE TIME TECHNOLOGIES**

# Abassi RTOS

# Porting Document ARM Cortex-M3 – IAR

### **Copyright Information**

This document is copyright Code Time Technologies Inc. ©2011-2013. All rights reserved. No part of this document may be reproduced or distributed in any form by any means, or stored in a database or retrieval system, without the written permission of Code Time Technologies Inc.

Code Time Technologies Inc. may have patents or pending applications covering the subject matter in this document. The furnishing of this document does not give you any license to these patents.

# Disclaimer Code Time Technologies Inc. provides this document "AS IS" without warranty of any kind, either expressed or implied, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Code Time Technologies Inc. does not warrant that the contents of this document will meet your requirements or that the document is error-free. Changes are periodically made to the information herein; these changes will be incorporated in new editions of the document. Code Time Technologies Inc. may make improvements and/or changes in the product(s) and/or program(s) described in the document at any time. This document does not imply a commitment by Code Time Technologies Inc. to supply or make generally available the product(s) described herein. IAR Embedded Workbench is a trademark owned by IAR Systems AB. ARM and Cortex are registered trademarks of ARM Limited. Stellaris and StellarisWare are registered trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

# **Table of Contents**

1	IN	NTRODUCTION	6
	1.1	DISTRIBUTION CONTENTS	6
	1.2	LIMITATIONS	7
2	$\mathbf{T}$	ARGET SET-UP	8
	2.1	OS_STACK_SIZE SET-UP	8
	2.2	INTERRUPT STACK SET-UP	
	2.3	SATURATION BIT SET-UP	
	2.4	Multithreading	
		4.1 Reentrance Protection	
		4.2 Full Multithreading Protection	
	2.4	4.3 Partial Multithreading Protection	13
3	IN	NTERRUPTS	14
	3.1	INTERRUPT HANDLING	14
	3.	1.1 Interrupt Table Size	
	3	1.2 Interrupt Installer	
	3.2	INTERRUPT PRIORITY AND ENABLING	17
	3.3	FAST INTERRUPTS	17
	3.4	NESTED INTERRUPTS	19
4	ST	FACK USAGE	21
5	SE	EARCH SET-UP	22
6	Cl	HIP SUPPORT	25
7	М	IEASUREMENTS	26
	7.1	Memory	26
	7.1	LATENCY	
8		PPENDIX A: BUILD OPTIONS FOR CODE SIZE	
o			
	8.1	CASE 0: MINIMUM BUILD	
	8.2 8.3	CASE 1: + RUNTIME SERVICE CREATION / STATIC MEMORY	
	8.4	CASE 2: + MULTIPLE TASKS AT SAME PRIORITY	
	8.5	CASE 4: + TIMER & TIMEOUT / TIMER CALL BACK / ROUND ROBIN	
	8.6	CASE 5: + EVENTS / MAILBOXES	
	8.7	CASE 5. + EVENTS / WAILBOALS  CASE 6: FULL FEATURE BUILD (NO NAMES)	
	8.8	CASE 7: FULL FEATURE BUILD (NO NAMES / NO RUNTIME CREATION)	
	8.9	CASE 8: FULL BUILD ADDING THE OPTIONAL TIMER SERVICES	

# **List of Figures**

Т
TACK SIZE9
SR STACK10
RATION BIT CONFIGURATION11
AFE PROJECT FILE LIST
AD PROTECTION GUI CONFIGURATION
RUPT TABLE SIZING15
RUPT TABLE SIZING16
REMENT CODE OPTIMIZATION SETTINGS26
REMENT CODE OPTIMIZATION SETTINGS28
AFE PROJECT FILE LIST

# **List of Tables**

TABLE 1-1 DISTRIBUTION	
Table 2-1 OS_STACK_SIZE	
TABLE 2-2 COMMAND LINE SET OF OS_STACK_SIZE	
Table 2-3 OS ISR STACK	. 9
Table 2-4 Command line set of os_isr_stack	10
Table 2-5 Saturation Bit configuration	10
TABLE 2-6 COMMAND LINE SET OF SATURATION BIT CONFIGURATION	
Table 2-7 Full Multithread Protection Command Line Configuration	
TABLE 2-8 SETTING A TASK TO BE MULTITHREAD SAFE	
TABLE 3-1 ABASSI_CORTEXM3_IAR.S INTERRUPT TABLE SIZING	
TABLE 3-2 COMMAND LINE SET THE INTERRUPT TABLE SIZE	
TABLE 3-3 OVERLOADING THE INTERRUPT TABLE SIZING FOR ABASSI.C	
TABLE 3-4 ATTACHING A FUNCTION TO AN INTERRUPT	
TABLE 3-5 INVALIDATING AN ISR HANDLER.	
TABLE 3-6 DISTRIBUTION INTERRUPT TABLE CODE	
TABLE 3-7 LM3S1968 UART 0 / 1 FAST INTERRUPTS	
TABLE 3-8 FAST INTERRUPT WITH DEDICATED STACK	
Table 3-9 Removing interrupt nesting	
TABLE 3-10 PROPAGATING INTERRUPT NESTING	
TABLE 4-1 CONTEXT SAVE STACK REQUIREMENTS	
TABLE 5-1 SEARCH ALGORITHM CYCLE COUNT	
TABLE 7-1 "C" CODE MEMORY USAGE	
TABLE 7-2 ASSEMBLY CODE MEMORY USAGE	
TABLE 7-3 MEASUREMENT WITHOUT TASK SWITCH	
TABLE 7-4 MEASUREMENT WITHOUT BLOCKING	
TABLE 7-5 MEASUREMENT WITH TASK SWITCH	
TABLE 7-6 MEASUREMENT WITH TASK UNBLOCKING	
TABLE 7-7 LATENCY MEASUREMENTS	
TABLE 8-1: CASE 0 BUILD OPTIONS	
TABLE 8-2: CASE 1 BUILD OPTIONS	
TABLE 8-3: CASE 2 BUILD OPTIONS	
TABLE 8-4: CASE 3 BUILD OPTIONS	
TABLE 8-5: CASE 4 BUILD OPTIONS	
Table 8-6: Case 5 build options	
TABLE 8-8: CASE 8 BUILD OPTIONS	
TABLE 8-8: CASE / BUILD OPTIONS	

### 1 Introduction

This document details the port of the Abassi RTOS to the ARM Cortex-M3 processor. The software suite used for this specific port is the IAR Embedded Workbench for ARM, more commonly known as EWARM; the version used for the port and all tests is Version 6.30.11.2079.

### 1.1 Distribution Contents

The set of files supplied with this distribution are listed in Table 1-1 below:

**Table 1-1 Distribution** 

File Name	Description
Abassi.h	Include file for the RTOS
Abassi.c	RTOS "C" source file
Abassi_CORTEXM3_IAR.s	RTOS assembly file for the ARM Cortex-M3 to use with the IAR Embedded Workbench
Abassi_IAR_MTX_IF.c	Abassi interface functions for multithread-safe operation of the IAR DLIB.
Demo_0_STM32_P107_IAR.c	Demo code for the Olimex STM32-P107 evaluation board
Demo_2_BB_LPC1343_IAR.c	Demo code for the NGX LPC1343 evaluation board
Demo_2_EKLM3S1968_IAR.c	Demo code for Luminary Micro LM3S1968 evaluation board
Demo_2_LPC1766STK_IAR.c	Demo code for the Olimex LPC-STK1776 evaluation board
Demo_2_STM3220G_IAR.c	Demo code for the ST Microelectronics STM3220G evaluation board
Demo_3_BB_LPC1343_IAR.c	Demo code for the NGX LPC1343 evaluation board
Demo_3_EKLM3S1968_IAR.c	Demo code for the Luminary Micro LM3S1968 evaluation board
Demo_3_LPC1766STK_IAR.c	Demo code for the Olimex LPC-STK1776 evaluation board
Demo_3_STM3220G_IAR.c	Demo code for the ST Microelectronics STM3220G evaluation board
Demo_3_STM32_P107_IAR.c	Demo code for the Olimex STM32-P107 evaluation board
Demo_4_EKLM3S1968_IAR.c	Demo code for the Luminary Micro LM3S1968 evaluation board
Demo_4_LPC1766STK_IAR.c	Demo code for the Olimex LPC-STK1776 evaluation board
Demo_4_STM3220G_IAR.c	Demo code for the ST Microelectronics STM3220G evaluation board
Demo_6_BB_LPC1343_IAR.c	Demo code for the NGX LPC1343 evaluation board
Demo_6_LPC1766STK_IAR.c	Demo code for the Olimex LPC-STK1776 evaluation board
Demo_6_STM3220G_IAR.c	Demo code that runs on the ST Microelectronics STM3220G evaluation board
AbassiDemo.h	Build option settings for the demo code

Rev 1.13

### 1.2 Limitations

To optimize reaction time of the Abassi RTOS components, it was decided to require the processor to always operate in privileged mode (which is the default start-up mode for Cortex-M microcontrollers) and to always use the main stack pointer (MSP). The start-up code supplied in the distribution fulfills these constraints and one must be careful to not change these settings in the application.

The SVCall interrupt (interrupt number -5 / interrupt vector number 11) is not available as it is reserved for the OS, and the Abassi RTOS uses it.

### 2 Target Set-up

Very little is needed to configure the IAR Embedded Workbench development environment to use the Abassi RTOS in an application. All there is to do is to add the files <code>Abassi.c</code> and <code>Abassi\_CORTEXM3\_IAR.s</code> in the source files of the application project, and make sure the four configuration settings in the file <code>Abassi\_CORTEXM3\_IAR.s</code> (OS\_STACK\_SIZE described in Section 2.1, OS\_ISR\_STACK described in Section 2.2, OS\_HANDLE\_PSR\_Q described in Section 2.3, and OS\_N\_INTERRUPTS described in Section 3.1.1) are set according to the needs of the application. As well, update the include file path in the C/C++ compiler preprocessor options with the location of <code>Abassi.h</code>. There is no need to include a start-up file, nor a file for the interrupt table, as the <code>Abassi\_CORTEXM3\_IAR.s</code> file contains all the start-up operations, including the interrupt table and default exception handlers.




Figure 2-1 Project File List

### 2.1 OS\_STACK\_SIZE Set-up

The file Abassi\_CORTEXM3\_IAR.s contains the start-up code for "C" applications built with the IAR Embedded Workbench for the ARM that use the Abassi RTOS. There should be no other start-up file included in the project.

There is a definition used to set-up the stack size for the function main(), which is the highest priority task at start-up (known in Abassi as Adam&Eve). This definition is located at around line 30 in the Abassi CORTEXM3 IAR.s file and is shown in the following table:

Table 2-1 os stack size

A stack size of 1024 bytes is the value set in the distribution code; modify this value according to the needs of the application.

Rev 1.13

Alternatively, it is possible to overload the OS\_STACK\_SIZE value set in Abassi\_CORTEXM3\_IAR.s by using the assembler command line option -D and specifying the desired stack size as shown in the following example, where the stack size is set to 512 bytes:

Table 2-2 Command line set of OS\_STACK\_SIZE

```
iasmarm ... -DOS_STACK_SIZE=512 ...
```

When OS\_STACK\_SIZE is set to a value of zero, the stack for main() uses the specification from the linker configuration file.

The stack size can also be set through the GUI, in the "Assembler / Preprocessor" menu, as shown in the following figure:




Figure 2-2 GUI set of os STACK SIZE

### 2.2 Interrupt Stack Set-up

It is possible, and is highly recommended, to use a hybrid stack when nested interrupts occur in an application. Using this hybrid stack, specially dedicated to the interrupts, removes the need to allocate extra room to the stack of every task in the application to handle the interrupt nesting. This feature is controlled by the value set by the definition OS\_ISR\_STACK, located around line 35 in the file Abassi\_CORTEXM3\_IAR.s. To disable this feature, set the definition of OS\_ISR\_STACK to a value of zero. To enable it, and specify the interrupt stack size, set the definition of OS\_ISR\_STACK to the desired size in bytes (see Section 4 for information on stack sizing). As supplied in the distribution, the hybrid stack feature is enabled and a stack size of 1024 bytes is allocated; this is shown in the following table:

Table 2-3 os\_ISR\_STACK

```
#ifndef OS_ISR_STACK
OS_ISR_STACK EQU 1024 ; If using a dedicated stack for the nested ISRs
#endif ; 0 if not used, otherwise size of stack in bytes
```

Alternatively, it is possible to overload the OS\_ISR\_STACK value set in Abassi\_CORTEXM3\_IAR.s by using the assembler command line option -D and specifying the desired hybrid stack size as shown in the following example, where the hybrid stack size is set to 512 bytes:

Table 2-4 Command line set of os\_ISR\_STACK

```
iasmarm ... -DOS_ISR_STACK=512 ...
```

The hybrid stack size can also be set through the GUI, in the "Assembler / Preprocessor" menu, as shown in the following figure:




Figure 2-3 GUI set of os ISR STACK

### 2.3 Saturation Bit Set-up

In the ARM Cortex-M3 status register, there is a sticky bit to indicate if an arithmetic saturation or overflow has occurred during a DSP instruction; this is the Q flag in the status register (bit #27). By default, this bit is not kept localized at the task level as it needs extra processing during a context switch to do so; instead, it is propagated across all tasks. This choice was made because most applications do not care about the value of this bit.

If this bit is relevant for an application, even in a single task, then it must be kept locally in each task. To keep the meaning of the saturation bit localized, the token <code>OS\_HANDLE\_PSR\_Q</code> must be set to a non-zero value; to disable it, it must be set to a zero value. This is located at around line 40 in the file <code>Abassi\_CORTEXM3\_IAR.s</code>. The distribution code disables the localization of the Q bit, setting the token <code>OS\_HANDLE\_PSR\_Q</code> to zero, as shown in the following table:

**Table 2-5 Saturation Bit configuration** 

```
#ifndef OS_HANDLE_PSR_Q
OS_HANDLE_PSR_Q EQU 0 ; If we keep the Q bit (saturation) on per tasks
#endif
```

Alternatively, it is possible to overload the OS\_HANDLE\_PSR\_Q value set in Abassi\_CORTEXM3\_IAR.s by using the assembler command line option -D and specifying the desired setting with the following:

Table 2-6 Command line set of Saturation Bit configuration

```
iasarm ... -DOS_HANDLE_PSR_Q=0 ...
```

The saturation bit configuration can also be set through the GUI, in the "Assembler / Preprocessor" menu, as shown in the following figure:




Figure 2-4 GUI set of Saturation Bit configuration

### 2.4 Multithreading

By default, the IAR DLIB runtime library is not multithread safe. There are two aspects to take into account when protecting the library for multithreading. The first one involves reentrance; some library functions are not reentrant, therefore two tasks accessing the same non-reentrant function at the same time can create major issues. The classic example of non-reentrant functions are the family of functions for dynamic memory allocation: e.g. malloc() and free(). As they internally use a static buffer, a few pointers, and some linked lists, if two tasks use functions that access the internals of the dynamic memory allocation at the same time, corruption could occur. Protecting the non-reentrant functions is straightforward: all there is to do is to make sure there is only a single task that can access the non-reentrant functions at any time. This is done with a mutex, as it is the perfect mechanism to guarantee exclusive access to a resource.

The second type of functions and variables that are not multithread safe are due to internal data used by the library, data that is truly a global resource. Examples of these are: the errno variable or the locale information; these are called TLS (Thread Local Storage) by IAR. The only efficient way to protect these functions and variables against multithreading is to have the library configured to use a unique sets of variables for each task. There are multiple ways to implement the data access or swapping, but fundamentally, if the library does not provided such a dedicated mechanism, it becomes cumbersome to solve the issue, as it would require a manual swap of the each individual internal static variable of the library at every task switch.

More detailed information on what functions require re-entrance protection and which global variables require multi-threading protection can be found in the IAR EWARM Development Guide, in the section titled "Multithread Support in the DLIB Library".

The IAR DLIB library fully support both mechanisms to make the library multithread safe. The following sub-sections describe how to make each of the two libraries multithread safe.

### 2.4.1 Reentrance Protection

Reentrance protection is achieved by giving access to mutexes to the library. The DLIB reentrance protection requires a specific API and these custom API modules are provided in the file Abassi\_IAR\_MTX\_IF.c, which is part of the distribution. All there is to do to protect the DLIB against reentrance is to add the file Abassi\_IAR\_MTX\_IF.c in the project.




Figure 2-5 Multithread-safe Project File List

### 2.4.2 Full Multithreading Protection

For full multithreading of the library, all there is to do is to define for the compiler the build option OS\_IAR\_MTHREAD with a positive value. Setting OS\_IAR\_MTHREAD to a positive value does two things. The first change is to insert a custom function that provides the address of the global variables associated to the running task. Then, any time a TLS variable is accessed, either directly in the task, or internally by the library, it is the task's TLS being accessed. The second change occurs during task creation, where there is an allocation of memory through the component OSalloc() in order to hold one set of TLS for every task.

NOTE: The Adam&Eve task (the one associated with the function main ()) uses the default TLS.

**Table 2-7 Full Multithread Protection Command Line Configuration** 

```
iccarm ... -DOS_IAR_MTHREAD=1 ...
```

The library multithreading protection used by Abassi\_CORTEXM3\_IAR.s can also be set through the GUI, in the "Assembler / Preprocessor" menu, as shown in the following figure:




Figure 2-6 Full Multithread Protection GUI Configuration

### 2.4.3 Partial Multithreading Protection

It may not be necessary to make the library multithread safe for all tasks in an application; e.g. tasks that don't access or use the TLS, or call library functions using TLS, do not require the library to be protected. It may also be desirable to share the TLS amongst a set of tasks. Setting the build option OS\_IAR\_MTHREAD to a negative value allows the selection of the tasks where multithreading protection is required. The build option OS\_IAR\_MTHREAD is set the same way as described in the previous section.

A task is set to use the library in a multithread safe manner with the following:

Table 2-8 Setting a task to be multithread safe

If the same TLS is desired to be shared amongst multiple tasks, simply set the field XtraData[0] of the tasks descriptors to the same TLS memory block, initialized once only.

### 3 Interrupts

The Abassi RTOS needs to be aware when kernel requests are performed inside or outside an interrupt context. For all interrupt sources (except interrupt numbers less than -1) the Abassi RTOS provides an interrupt dispatcher, which allows it to be interrupt-aware. This dispatcher achieves two goals. First, the kernel uses it to know if a request occurs within an interrupt context or not. Second, using this dispatcher reduces the code size, as all interrupts share the same code for the decision making of entering the kernel or not at the end of the interrupt: there is no need to add a preamble / epilogue in the functions handling the interrupts.

The distribution makes provision for 241 sources of interrupts (plus the basic 15 exceptions), as specified by the token OS\_N\_INTERRUPTS in the file Abassi\_CORTEXM3\_IAR.s, and the internal default value used by Abassi.c. Even though the Nested Vectored Interrupt Controller (NVIC) peripheral supports a maximum of 512 interrupts on the Cortex-M3, the first 15 entries of the interrupt vector table are hard mapped to dedicated handlers (the interrupt number -1, which is attached to SysTick, is not hard mapped but is handled by the ISR dispatcher). The default value of 241 interrupts is only half of the maximum number of supported exceptions.

### 3.1 Interrupt Handling

### 3.1.1 Interrupt Table Size

Most devices do not require all 512 interrupts as they typically only handle between 64 and 128 sources of interrupts. The interrupt table can be easily reduced to recover code space, and at the same time recover the same amount of data memory, or expanded if more than 256 interrupts are supported by the target device. There are two files affected: in <code>Abassi\_CortexM3\_IAR.s</code>, the ARM interrupt table itself must be modified, and the value used in the file <code>Abassi.c</code>, in order to reduce the ISR dispatcher table look-up. The interrupt table size is defined by the token <code>OS\_N\_INTERRUPTS</code> in the file <code>Abassi\_CortexM3\_IAR.s</code> around line 35. For the value used by <code>Abassi.c</code>, the default value can be overloaded by defining the token <code>OS\_N\_INTERRUPTS</code> when compiling <code>Abassi.c</code>. The distribution table size is set to 241; that is the <code>NVIC</code> maximum of 256 minus the 15 hard mapped exceptions.

For example, the LM3S1968 device from Texas Instruments uses only the first 64 entries of the interrupt table (48 external interrupts plus the standard 16 exceptions). The 512 entries table can therefore be reduced to 64. The value to set in Abassi\_CortexM3\_IAR.s is 49, which is the total of 64 entries minus 15 (there are 15 hard mapped exceptions). The changes are shown in the following table:

Table 3-1 Abassi\_CortexM3\_IAR.s interrupt table sizing

```
#ifndef OS_N_INTERRUPTS ; # of entries in the interupt table mapped to OS_N_INTERUPTS EQU 49 ; ISRdispatch() #endif ...
```

Alternatively, it is possible to overload the  $OS_N_INTERRUPTS$  value set in Abassi\_CORTEXM3\_IAR.s by using the assembler command line option  $\neg D$  and specifying the desired setting with the following:

Table 3-2 Command line set the interrupt table size

```
iasarm ... -DOS_N_INTERRUPTS=49 ...
```

The overloading of the default interrupt vector look-up table used by Abassi.c is done by using the compiler command line option -D and specifying the desired setting with the following:

Table 3-3 Overloading the interrupt table sizing for Abassi.c

```
iccarm ... -DOS_N_INTERRUPTS=49 ...
```

The interrupt table size used by Abassi\_CORTEXM3\_IAR.s can also be set through the GUI, in the "Assembler / Preprocessor" menu, as shown in the following figure:




Figure 3-1 GUI set of interrupt table sizing

The interrupt table look-up size used by Abassi.c can also be overloaded through the GUI, in the "C/C++ Compiler / Preprocessor" menu, as shown in the following figure:




Figure 3-2 GUI set of interrupt table sizing

### 3.1.2 Interrupt Installer

Attaching a function to a regular interrupt is quite straightforward. All there is to do is use the RTOS component <code>OSisrInstall()</code> to specify the interrupt number and the function to be attached to that interrupt number. For example, Table 3-4 shows the code required to attach the <code>SysTick</code> interrupt to the RTOS timer tick handler (<code>TIMtick</code>):

Table 3-4 Attaching a Function to an Interrupt

NOTE: OSisrInstall() uses the interrupt number, NOT the interrupt vector number.

At start-up, once <code>OSstart()</code> has been called, all <code>OS\_N\_INTERRUPTS</code> interrupt handler functions are set to a "do nothing" function, named <code>OSinvalidISR()</code>. If an interrupt function is attached to an interrupt number using the <code>OSisrInstall()</code> component <code>before</code> calling <code>OSstart()</code>, this attachment will be removed by <code>OSstart()</code>, so <code>OSisrInstall()</code> should never be used before <code>OSstart()</code> has ran. When an interrupt handler is removed, it is very important and necessary to first disable the interrupt source, then the handling function can be set back to <code>OSinvalidISR()</code>. This is shown in Table 3-5:

Table 3-5 Invalidating an ISR handler

```
#include "Abassi.h"

...
   /* Disable the interrupt source */
   OSisrInstall(Number, &OSinvalidISR);
   ...
```

When an application needs to disable/enable the interrupts, the RTOS supplied functions OSdint() and OSeint() should be used.

The Nested Vectored Interrupt Controller (NVIC) on the Cortex-M3 does not clear the interrupt generated by a peripheral; neither does the RTOS. If the generated interrupt is a pulse (as for the SysTick interrupt), there is nothing to do to clear the interrupt request. However, if the generated interrupt is a level interrupt, the peripheral generating the interrupt must be informed to remove the interrupt request. This operation must be performed in the interrupt handler, otherwise the interrupt will be re-entered over and over.

### 3.2 Interrupt Priority and Enabling

To properly configure interrupts, the interrupt priority must be set, and the peripheral configured to generate interrupts and enable them. There is no software provided to perform these operations, as this functionality is already available. First, the IAR Embedded Workbench supports the Cortex Microcontroller Software Interface Standard (CMSIS), which provides everything required to program the processor peripherals. Second, most chip manufacturers provide code to configure the specifics on their devices.

### 3.3 Fast Interrupts

Fast interrupts are supported on this port. A fast interrupt is an interrupt that never uses any component from Abassi, and as the name says, is desired to operate as fast as possible. To set-up a fast interrupt, all there is to do is to set the address of the interrupt function in the corresponding entry in the interrupt vector table used by the Cortex-M3 processor. The area of the interrupt vector table to modify is located in the file Abassi CORTEXM3 IAR.s around line 85.

For example, on a Texas Instruments LM3S1968 device, UART #0 is attached to interrupt number 5 (interrupt vector number 21) and the UART #1 is attached to the interrupt number 6 (interrupt vector number 22). The code to modify is located in the macro loop that initializes the interrupt table that sets the ISR dispatcher as the default interrupt handler. All there is to do is add checks on the token holding the interrupt number, such that, when the interrupt number value matches the desired interrupt number, the appropriate address gets inserted in the table instead of the address of ISRdispatch(). The original macro loop code and modified one are shown in the following two tables:

### Table 3-6 Distribution interrupt table code

```
INT_NMB SET -1
   REPT OS_N_INTERRUPTS ; Map all the external interrupts to ISRdispatch()
   DC32   ISRdispatch
INT_NMB SET   INT_NMB+1
   ENDR
```

Attaching a fast interrupt handler to the UART #0 and another one to UART #1, assuming the names of the interrupt functions to attach are respectively <code>UARTO\_IRQhandler()</code> and <code>UART1\_IRQhandler()</code>, is shown in the following table:

Table 3-7 LM3S1968 UART 0 / 1 Fast Interrupts

```
EXTERN UARTO IRQhandler
   EXTERN UART1 IRQhandler
INT NMB SET -1
   REPT
         OS N INTERRUPTS
                                   ; Map all the external interrupts to ISRdispatch()
       IF INT NMB == 5
                                   ; When is interrupt # 5, set the UART #0 handler
           DC32 UARTO_IRQhandler
                                  ; When is interrupt # 6, set the UART #1 handler
       ELSEIF INT_NMB == 6
          DC32 UART1_IRQhandler
       ELSE
                                  ; All others interrupt # mapped to ISRdispatch()
           DC32
                  ISRdispatch
       ENDIF
INT MB SET INT NMB+1
   ENDR
```

It is important to add the EXTERN statement, otherwise there will be an error during the assembly of the file.

NOTE: If an Abassi component is used inside a fast interrupt, the application will misbehave.

NOTE: A fast interrupt does not use Abassi interrupt dispatcher, therefore there is no need to use the ISRinstall() component for a fats interrupt.

Rev 1.13

Even if the hybrid interrupt stack feature is enabled (see Section 2.2), fast interrupts will not use that stack. This translates into the need to reserve room on all task stacks for the possible nesting of fast interrupts. To make the fast interrupts also use a hybrid interrupt stack, a prologue and epilogue must be used around the call to the interrupt handler. The prologue and epilogue code to add is almost identical to what is done in the regular interrupt dispatcher. Reusing the example of the UART #0 on the LM3S1968 device, this would look something like:

**Table 3-8 Fast Interrupt with Dedicated Stack** 

```
ELSEIF INT NMB == 5
      DC32
              UARTOpreHandler
                                         ; Set the addres of the pre handler
   RSEG
           .text:CODE
   ALIGNROM 2
   THUMB
   EXTERN UARTOhandler
UARTOpreHandler:
   cpsid I
                                          ; Disable ISR to protect against nesting
   mov
           r0, sp
                                          ; Memo current stack pointer
   ldr
           sp, =UART0 stack
                                          ; Stack dedicated to this fast interrupt
                                          ; The stack is now hybrid, nesting safe
   cpsie
          T
   push
           {r0, lr}
                                          ; Preserve original sp & EXC RETURN
   bl
           UART0handler
                                          ; Enter the interrupt handler
           {r0, lr}
                                          ; Recover original sp & EXC RETURN
   gog
   mov
           sp, r0
                                          ; Recover pre-isr stack
                                           ; Exit from the interrupt
   bx
           1r
   RSEG
           .noinit:DATA(3)
   DS8
          UARTO stack size
                                           ; Room for the fast interrupt stack
UART0_stack:
```

The same code, with unique labels, must be repeated for each one of the fast interrupts.

### 3.4 Nested Interrupts

The interrupt controller allows nesting of interrupts; this means an interrupt of higher priority will interrupt the processing of an interrupt of lower priority. Individual interrupt sources can be set to one of 8 levels, where level 0 is the highest and 7 is the lowest. This implies that the RTOS build option OS\_NESTED\_INTS must be set to a non-zero value. The exception to this is an application where all enabled interrupts handled by the RTOS ISR dispatcher are set, without exception, to the same priority; then interrupt nesting will not occur. In that case, and only that case, can the build option OS\_NESTED\_INTS be set to zero. As this latter case is quite unlikely, the build option OS\_NESTED\_INTS is always overloaded when compiling the RTOS for the ARM Cortex-M3. If the latter condition is guaranteed, the overloading located after the pre-processor directive can be modified. The code affected in

Abassi.h is shown in Table 3-9 below and the line to modify is the one with #define OX NESTED INTS 1:

### **Table 3-9 Removing interrupt nesting**

```
#elif defined(__ICCARM__) && defined(__ARM_PROFILE_M__)
...
#define OX_NESTED_INTS 0 /* The ARM has 8 nested (NIVC) interrupt levels*/
```

Or if the build option OS NESTED INTS is desired to be propagated:

### Table 3-10 Propagating interrupt nesting

```
#elif defined(__ICCARM__) && defined(__ARM_PROFILE_M__)
...
#define OX_NESTED_INTS OS_NESTED_INTS
```

The Abassi RTOS kernel never disables interrupts, but there is a few very small regions within the interrupt dispatcher where interrupts are temporarily disabled due to the nesting (a total of between 10 to 20 processor instructions).

The kernel is never entered as long as interrupt nesting exists. In all interrupt functions, when a RTOS component that needs to access some kernel functionality is used, the request(s) is/are put in a queue. Only once the interrupt nesting is over (i.e. when only a single interrupt context remains) is the kernel entered at the end of the interrupt, when the queue contains one or more requests, and when the kernel is not already active. This means that only the interrupt handler function operates in an interrupt context, and only the time the interrupt function is using the CPU are other interrupts of equal or lower level blocked by the interrupt controller.

Rev 1.13

### 4 Stack Usage

The RTOS uses the tasks' stack for two purposes. When a task is blocked or ready to run but not running, the stack holds the register context that was preserved when the task got blocked or preempted. Also, when an interrupt occurs, the register context of the running task must be preserved in order for the operations performed during the interrupt to not corrupt the contents of the registers used by the task when it got interrupted. For the Cortex-M3, the context save contents of a blocked or pre-empted task is different from the one used in an interrupt. The following table lists the number of bytes required by each type of context save operation:

DescriptionContext saveBlocked/Preempted task context save40 bytesInterrupt dispatcher context save (OS\_ISR\_STACK == 0)40 bytesInterrupt dispatcher context save (OS\_ISR\_STACK != 0)48 bytes

**Table 4-1 Context Save Stack Requirements** 

The numbers for the interrupt dispatcher context save include the 32 bytes the processor pushes on the stack when it enters the interrupt servicing.

When sizing the stack to allocate to a task, there are three factors to take in account. The first factor is simply that every task in the application needs at least the area to preserve the task context when it is preempted or blocked. Second, one must take into account how many levels of nested interrupts exist in the application. As a worst case, all levels of interrupts may occur and becoming fully nested. So if N levels of interrupts are used in the application, provision should be made to hold N times the size of an ISR context save on each task stack, plus any added stack used by all the interrupt handler functions. Finally, add to all this the stack required by the code implementing the task operation.

NOTE: The ARM Cortex M3 processor needs alignment on 8 bytes for some instructions accessing memory. When stack memory is allocated, Abassi guarantees the alignment. This said, when sizing OS\_STATIC\_STACK or OS\_ALLOC\_SIZE, make sure to take in account that all allocation performed through these memory pools are always by block size multiple of 8 bytes.

If the hybrid interrupt stack (see Section 2.2) is enabled, then the above description changes: it is only necessary to reserve room on task stacks for a single interrupt context save (this excludes the interrupt function handler stack requirements) and not the worst-case nesting. With the hybrid stack enabled, the second, third, and so on interrupts use the stack dedicated to the interrupts. The hybrid stack is enabled when the OS\_ISR\_STACK token in the file Abassi\_CORTEXM3\_IAR.s is set to a non-zero value (see Section 2.2).

### 5 Search Set-up

The Abassi RTOS build option OS\_SEARCH\_FAST offers three different algorithms to quickly determine the next running task upon task blocking. The following table shows the measurements obtained for the number of CPU cycles required when a task at priority 0 is blocked, and the next running task is at the specified priority. The number of cycles includes everything, not just the search cycle count. The number of cycles was measured using the Systick peripheral, which decrements the counter once every CPU cycle. The second column is when OS\_SEARCH\_FAST is set to zero, meaning a simple array traversing. The third column, labeled Look-up, is when OS\_SEARCH\_FAST is set to 1, which uses an 8 bit look-up table. Finally, the last column is when OS\_SEARCH\_FAST is set to 5 (IAR/Cortex-M3 int are 32 bits, so 2^5), meaning a 32 bit look-up table, further searched through successive approximation. The compiler optimization for these measurements was set to Level High / Speed optimization. The RTOS build options were set to the minimum feature set, except for option OS\_PRIO\_CHANGE set to non-zero. The presence of this extra feature provokes a small mismatch between the result for a difference of priority of 1, with OS\_SEARCH\_FAST set to zero, and the latency results in Section 7.2.

When the build option OS\_SEARCH\_ALGO is set to a negative value, indicating to use a 2-dimensional linked list search technique instead of the search array, the number of CPU cycles is constant at 200 cycles.

Table 5-1 Search Algorithm Cycle Count

Priority	Linear search	Look-up	Approximation
1	203	227	272
2	205	233	272
3	211	239	272
4	217	245	272
5	223	251	272
6	229	257	272
7	235	263	272
8	241	235	272
9	247	237	272
10	253	243	272
11	259	249	272
12	265	255	272
13	271	261	272
14	277	267	272
15	283	273	272
16	289	245	272
17	295	247	272
18	301	253	272
19	307	259	272
20	313	265	272
21	319	271	272
22	325	277	272
23	331	283	272
24	337	255	272

When OS\_SEARCH\_FAST is set to 0, each extra priority level to traverse requires exactly 6 CPU cycles. When OS\_SEARCH\_FAST is set to 1, each extra priority level to traverse requires exactly 6 CPU cycles, except when the priority level is an exact multiple of 8; then there is a sharp reduction of CPU usage. Overall, setting OS\_SEARCH\_FAST to 1 adds 28 cycles of CPU for the search compared to setting OS\_SEARCH\_FAST to zero. But when the next ready to run priority is less than 8, 16, 24, ... then there is an extra 10 cycles needed, but without the 8 times 6 cycle accumulation. Finally, the third option, when OS\_SEARCH\_FAST is set to 5, delivers a perfectly constant CPU usage, as the algorithm utilizes a successive approximation search technique (when the delta is 32 or more, the CPU cycle count is 280 for 64 or more, it is 288).

The first observation, when looking at this table, is that the first option, when OS\_SEARCH\_FAST is set to 0, is the most CPU efficient when the priority span is less than 8. For more than 8 priority spans, the second option (when OS\_SEARCH\_FAST is set to 1) is overall more CPU efficient than the third option (when OS\_SEARCH\_FAST is set to 5) for a span of around 20 priorities. So, the build option OS\_SEARCH\_FAST should never be set to 5, as it is not the most efficient method, unless the application has way more than 20 priority levels.

Setting the build option OS\_SEARCH\_ALGO to a non-negative value minimizes the time needed to change the state of a task from blocked to ready to run, and not the time needed to find the next running task upon blocking/suspending of the running task. If the application needs are such that the critical real-time requirement is to get the next running task up and running as fast as possible, then set the build option OS SEARCH ALGO to a negative value.

**Chip Support** 

No custom chip support is provided with the distribution code because the IAR Embedded Workbench for the ARM supports the Cortex Microcontroller Software Interface Standard (CMSIS). Therefore, all peripherals on the Cortex-M3 can be accessed and configured through the CMSIS. Also, most device manufacturers provide code to configure the peripherals on their devices. The distribution code contains some of the manufacturer's open source libraries, e.g. TI, NXP and STM.

### 7 Measurements

This section gives an overview of the memory requirements and the CPU latency encountered when the RTOS is used on the ARM Cortex-M3 and compiled with IAR Embedded Workbench. The CPU cycles are exactly the CPU clock cycles, as the processor typically executes one instruction at every clock transition.

### 7.1 Memory

The memory numbers are supplied for the two limit cases of build options (and some in-between): the smallest footprint is the RTOS built with only the minimal feature set, and the other with almost all the features. For both cases, names are not part of the build. This feature was removed from the metrics because it is highly probable that shipping products utilizing this RTOS will not include the naming of descriptors, as its usefulness is mainly limited to debugging and making the opening/creation of components run-time safe.

The code size numbers are expressed with "less than" as they have been rounded up to multiples of 25 for the "C" code. These numbers were obtained using the release version 1.122.205 of the RTOS and may change in other versions. One should interpret these numbers as the "very likely" numbers for other released versions of the RTOS.

The code memory required by the RTOS includes the "C" code and assembly language code used by the RTOS. The code optimization settings of the compiler that were used for the memory measurements are:

1. Optimization level: High

2. Optimize for: Size

3. All transformations are enabled




Figure 7-1 Memory Measurement Code Optimization Settings

Table 7-1 "C" Code Memory Usage

Description	Code Size
Minimal Build	< 650 bytes
+ Runtime service creation / static memory	< 850 bytes
+ Multiple tasks at same priority	< 900 bytes
+ Runtime priority change	< 1400 bytes
+ Mutex priority inheritance	
+ FCFS	
+ Task suspension	
+ Timer & timeout	< 1800 bytes
+ Timer call back	
+ Round robin	
+ Events	< 2400 bytes
+ Mailbox	
Full Feature Build (no names)	< 2900 bytes
Full Feature Build (no names / no runtime creation)	< 2600 bytes
Full Feature Build (no names / no runtime creation)	< 2950 bytes
+ Timer services module	

**Table 7-2 Assembly Code Memory Usage** 

Description	Size
Assembly code size	172 bytes
Exception Handler (per handler)	+8 bytes
Vector table (per interrupt handler entry)	+4 bytes
Hybrid Stack Enabled	+16 bytes
Saturation Bit Enabled	+20 bytes

There are two aspects when describing the data memory usage by the RTOS. First, the RTOS needs its own data memory to operate, and second, most of the services offered by the RTOS require data memory for each instance of the service. As the build options affect either the kernel memory needs or the service descriptors (or both), an interactive calculator has been made available on Code Time Technologies website.

### 7.2 Latency

Latency of operations has been measured on a Texas Instrument Stellaris EKK-LM3S1968 Evaluation board populated with a 50 MHz LM3S1968 device. All measurements have been performed on the real platform, as the IAR Workbench simulator does not support the simulation of the SysTick timer as this is the counter used to count the cycles. This means the interrupt latency measurements had to be instrumented to read the SysTick counter value. This instrumentation can add up to 5 or 6 cycles to the measurements. The code optimization settings that were used for the latency measurements are:

Optimization level: High
 Optimize for: Speed

3. All transformations are enabled




Figure 7-2 Latency Measurement Code Optimization Settings

There are 5 types of latencies that are measured, and these 5 measurements are expected to give a very good overview of the real-time performance of the Abassi RTOS for this port. For all measurements, three tasks were involved:

- 1. Adam & Eve set to a priority value of 0;
- 2. A low priority task set to a priority value of 1;
- 3. The Idle task set to a priority value of 20.

The sets of 5 measurements are performed on a semaphore, on the event flags of a task, and finally on a mailbox. The first 2 latency measurements use the component in a manner where there is no task switching. The third measurements involve a high priority task getting blocked by the component. The fourth measurements are about the opposite: a low priority task getting pre-empted because the component unblocks a high priority task. Finally, the reaction to unblocking a task, which becomes the running task, through an interrupt is provided.

The first set of measurements counts the number of CPU cycles elapsed starting right before the component is used until it is back from the component. For these measurement there is no task switching. This means:

### Table 7-3 Measurement without Task Switch

```
Start CPU cycle count
SEMpost(...); or EVTset(...); or MBXput();
Stop CPU cycle count
```

The second set of measurements, as for the first set, counts the number of CPU cycles elapsed starting right before the component is used until it is back from the component. For these measurement there is no task switching. This means:

### **Table 7-4 Measurement without Blocking**

```
Start CPU cycle count

SEMwait(..., -1); or EVTwait(..., -1); or MBXget(..., -1);

Stop CPU cycle count
```

The third set of measurements counts the number of CPU cycles elapsed starting right before the component triggers the unblocking of a higher priority task until the latter is back from the component used that blocked the task. This means:

**Table 7-5 Measurement with Task Switch** 

The forth set of measurements counts the number of CPU cycles elapsed starting right before the component blocks of a high priority task until the next ready to run task is back from the component it was blocked on; the blocking was provoked by the unblocking of a higher priority task. This means:

**Table 7-6 Measurement with Task unblocking** 

The fifth set of measurements counts the number of CPU cycles elapsed from the beginning of an interrupt using the component, until the task that was blocked becomes the running task and is back from the component used that blocked the task. The interrupt latency measurement includes everything involved in the interrupt operation, even the cycles the processor needs to push the interrupt context before entering the interrupt code. The interrupt function, attached with <code>OSisrInstall()</code>, is simply a two line function that uses the appropriate RTOS component followed by a return.

Table 7-7 lists the results obtained, where the cycle count is measured using the SysTick peripheral on the Cortex-M3. This timer decrements its counter by 1 at every CPU cycle. As was the case for the memory measurements, these numbers were obtained using the release version 1.122.205 of the RTOS and may change in other versions.

The interrupt latency is the number of cycles elapsed when the interrupt trigger occurred and the ISR function handler is entered. This includes the number of cycles used by the processor to set-up the interrupt stack and branch to the address specified in the interrupt vector table. But for this measurement, the LM3S1968 Timer 1 is used to trigger the interrupt and measure the elapsed time. The latency measurement includes the cycles required to acknowledge the interrupt.

The interrupt overhead without entering the kernel is the measurement of the number of CPU cycles used between the entry point in the interrupt vector and the return from interrupt, with a "do nothing" function in the <code>OSisrInstall()</code>. The interrupt overhead when entering the kernel is calculated using the results from the third and fifth tests. Finally, the OS context switch is the measurement of the number of CPU cycles it takes to perform a task switch, without involving the wrap-around code of the synchronization component.

The hybrid interrupt stack feature was not enabled, neither was the saturation bit, in any of these tests.

In the following table, the latency numbers between parentheses are the measurements when the build option  $OS\_SEARCH\_ALGO$  is set to a negative value. The regular number is the latency measurements when the build option  $OS\_SEARCH\_ALGO$  is set to O.

**Table 7-7 Latency Measurements** 

Description	<b>Minimal Features</b>	<b>Full Features</b>
Semaphore posting no task switch	113 (111)	163 (154)
Semaphore waiting no blocking	117 (112)	171 (161)
Semaphore posting with task switch	173 (194)	282 (291)
Semaphore waiting with blocking	188 (183)	309 (295)
Semaphore posting in ISR with task switch	337 (356)	451 (463)
Event setting no task switch	n/a	158 (149)
Event getting no blocking	n/a	183 (173)
Event setting with task switch	n/a	294 (302)
Event getting with blocking	n/a	325 (311)
Event setting in ISR with task switch	n/a	463 (474)
Mailbox writing no task switch	n/a	204 (193)
Mailbox reading no blocking	n/a	214 (203)
Mailbox writing with task switch	n/a	344 (351)
Mailbox reading with blocking	n/a	347 (333)
Mailbox writing in ISR with task switch	n/a	512 (523)
Interrupt Latency	25	25
Interrupt overhead entering the kernel	164 (162)	169 (172)
Interrupt overhead NOT entering the kernel	46	46
Context switch	40	40

### 8 Appendix A: Build Options for Code Size

### 8.1 Case 0: Minimum build

Table 8-1: Case 0 build options

```
#define OS MAX PEND RQST 2U /* Maximum number of requests posted in ISRs
#define OS MIN STACK USE 0 /* If the kernel minimizes its stack usage
#define OS_MTX_DEADLOCK 0 /* To enable the mutex deadlock detection
\#define OS_MTX_INVERSION 0 /* To enable & type of protection against prio inv
#define OS_NAMES 0 /* != 0 when named Tasks / Semaphores / Mailboxes #ifndef OS_NESTED_INTS
  #define OS_NESTED_INTS 0 /* If operating with nested interrupts
#endif
#define OS_STARVE_RUN_MAX 0 /* Maximum Timer Tick for starving protection
#define OS_STARVE_WAIT_MAX 0 /* Maximum time on hold for starving protection
#define OS_STATIC_BUF_MBX 0 /* When OS_STATIC_MBOX != 0, # of buffer element
#define OS_STATIC_NAME 0 /* If !=0 how many mailboxes
#define OS_STATIC_SEM 0 /* If !=0 how many semaphores and mutexes
#define OS_STATIC_SEM 0 /* If !=0 how many semaphores and mutexes
#define OS_STATIC_STACK 0 /* if !=0 number of bytes for all stacks
                                                                                                                          * /
#define OS_STATIC_TASK 0 /* if !=0 number of bytes for all stacks #define OS_STATIC_TASK 0 /* If !=0 how many tasks (excluding A&E and Idle)
#define OS STATIC TIM_SRV 0 /* If !=0 how many timer services
#define OS_TASK_SUSPEND 0 /* If a task can suspend another one
#define OS_TIMEOUT 0 /* !=0 enables blocking timeout
#define OS_TIMER_CB 0 /* !=0 gives the timer callback period
#define OS_TIMER_SRV 0 /* !=0 includes the timer services
#define OS_TIMER_US 0 /* !=0 enables timer & specifies the period in uS
#define OS_USE_TASK_ARG 0 /* If tasks have arguments
                                                                                                                          */
```

### 8.2 Case 1: + Runtime service creation / static memory

Table 8-2: Case 1 build options

```
*/
#define OS_LOGGING_TYPE 0 /* Type of logging to use
#define OS_MAILBOX 0 /* Igne of logging to use
#define OS_MAX_PEND_RQST 2U /* Maximum number of requests posted in ISRs
#define OS_MIN_STACK_USE 0 /* If the kernel minimizes its stack usage
#define OS_MTX_DEADLOCK 0 /* To enable the mutex deadlock detection
#define OS_MTX_INVERSION 0 /* To enable protection against priority inversion
                                                                                         * /
                                                                                         */
                                                                                         */
                            0 /* To enable protection against priority inversion
#define OS_MTX_INVERSION
#define OS_NAMES
#ifndef OS_NESTED_INTS
                             0 /* != 0 when named Tasks / Semaphores / Mailboxes
                                                                                         */
 #define OS NESTED INTS 0 /* If operating with nested interrupts
                                                                                         */
#define OS STARVE WAIT MAX 0 /* Maximum time on hold for starving protection
#define OS STATIC BUF MBX 0 /* when OS STATIC MBOX != 0, # of buffer element
#define OS_STATIC_MBX 0 /* If !=0 how many mailboxes
#define OS_STATIC_NAME 0 /* If named mailboxes/semaphore/task, size in char #define OS_STATIC_SEM 5 /* If !=0 how many semaphores and mutexes
                                                                                         * /
*/
                                                                                         * /
```

### 8.3 Case 2: + Multiple tasks at same priority

Table 8-3: Case 2 build options

```
/* When !=0, RTOS supplied OSalloc
#define OS ALLOC SIZE
                            Ω
* /
#define OS_LOGGING_TYPE 0 /* Type of logging to use #define OS_MAILBOX 0 /* If mailboxes are used #define OS_MAX_PEND_RQST 32U /* Maximum number of requests posted in ISRs
#define OS_MIN_STACK_USE 0 /* If the kernel minimizes its stack usage
#define OS_MTX_DEADLOCK 0 /* To enable the mutex deadlock detection
#define OS_MTX_INVERSION 0 /* To enable protection against priority invers
                                                                                       * /
                                                                                       */
                            0 /* To enable protection against priority inversion
#define OS_MTX_INVERSION
#define OS_NAMES
#ifndef OS_NESTED_INTS
                            0 /* != 0 when named Tasks / Semaphores / Mailboxes
                                                                                       */
 #define OS NESTED INTS 0 /* If operating with nested interrupts
                                                                                       */
#define OS STARVE WAIT MAX 0 /* Maximum time on hold for starving protection
#define OS STATIC BUF MBX 0 /* when OS STATIC MBOX != 0, # of buffer element
#define OS_STATIC_MBX 0 /* If !=0 how many mailboxes
#define OS_STATIC_NAME 0 /* If named mailboxes/semaphore/task, size in char #define OS_STATIC_SEM 5 /* If !=0 how many semaphores and mutexes
                                                                                       * /
*/
```

### 8.4 Case 3: + Priority change / Priority inheritance / FCFS / Task suspend

Table 8-4: Case 3 build options

```
* /
* /
                                                   */
                                                   */
#define OS_NAMES
#ifndef OS_NESTED_INTS
                                                   */
#define OS NESTED INTS 0 /* If operating with nested interrupts
                                                   */
#define OS STATIC BUF MBX 0 /* when OS STATIC MBOX != 0, # of buffer element
#define OS_STATIC_MBX 0 /* If !=0 how many mailboxes
#define OS_STATIC_NAME 0 /* If named mailboxes/semaphore/task, size in char #define OS_STATIC_SEM 5 /* If !=0 how many semaphores and mutexes
                                                   * /
* /
                                                   * /
```

### 8.5 Case 4: + Timer & timeout / Timer call back / Round robin

Table 8-5: Case 4 build options

```
* /
* /
                                                                                                                 * /
                                                                                                                 * /
                                                                                                                 */
#define OS_NAMES
#ifndef OS_NESTED_INTS
                                                                                                                 */
  #define OS NESTED INTS 0 /* If operating with nested interrupts
#define OS STARVE WAIT MAX 0 /* Maximum time on hold for starving protection
#define OS STATIC BUF MBX 0 /* when OS STATIC MBOX != 0, # of buffer element
#define OS_STATIC_MBX 0 /* If !=0 how many mailboxes
#define OS_STATIC_NAME 0 /* If named mailboxes/semaphore/task, size in char #define OS_STATIC_SEM 5 /* If !=0 how many semaphores and mutexes
                                                                                                                 * /
#define OS_STATIC_TASK 5 /* If !=0 number of bytes for all stacks
#define OS_STATIC_TASK 5 /* If !=0 how many tasks (excluding A&E and Idle)
#define OS_STATIC_TIM_SRV 0 /* If !=0 how many timer services
                                                                                                                 */
#define OS_STATIC_TIM_SRV 0  /* If !=0 how many timer services

#define OS_TASK_SUSPEND 1  /* If a task can suspend another one

#define OS_TIMEOUT 1  /* !=0 enables blocking timeout

#define OS_TIMER_CB 10  /* !=0 gives the timer callback period

#define OS_TIMER_SRV 0  /* !=0 includes the timer services

#define OS_TIMER_US 50000/* !=0 enables timer & specifies the period in uS

#define OS_USE_TASK_ARG 0  /* If tasks have arguments
```

### 8.6 Case 5: + Events / Mailboxes

Table 8-6: Case 5 build options

```
* /
* /
                                                                                                                    * /
                                                                                                                    */
#define OS_NAMES
#ifndef OS_NESTED_INTS
                                                                                                                    * /
  #define OS NESTED INTS 0 /* If operating with nested interrupts
                                                                                                                    */
#define OS STATIC BUF MBX 10 /* when OS STATIC MBOX != 0, # of buffer element
#define OS_STATIC_MBX 2 /* If !=0 how many mailboxes
#define OS_STATIC_NAME 0 /* If named mailboxes/semaphore/task, size in char #define OS_STATIC_SEM 5 /* If !=0 how many semaphores and mutexes
                                                                                                                    * /
#define OS_STATIC_TASK 5 /* If !=0 number of bytes for all stacks
#define OS_STATIC_TASK 5 /* If !=0 how many tasks (excluding A&E and Idle)
#define OS_STATIC_TIM_SRV 0 /* If !=0 how many timer services
                                                                                                                    */
#define OS_STATIC_TIM_SRV 0  /* If !=0 how many timer services
#define OS_TASK_SUSPEND 1  /* If a task can suspend another one
#define OS_TIMEOUT 1  /* !=0 enables blocking timeout
#define OS_TIMER_CB 10  /* !=0 gives the timer callback period
#define OS_TIMER_SRV 0  /* !=0 includes the timer services
#define OS_TIMER_US 50000/* !=0 enables timer & specifies the period in uS
#define OS_USE_TASK_ARG 0  /* If tasks have arguments
```

### 8.7 Case 6: Full feature Build (no names)

Table 8-7: Case 6 build options

```
* /
* /
                                                                                                               */
                                                                                                               */
#define OS_NAMES
#ifndef OS_NESTED_INTS
                                                                                                               */
  #define OS NESTED INTS 0 /* If operating with nested interrupts
                                                                                                               */
#define OS_STARVE_RUN_MAX -10 /* Maximum Timer Tick for starving protection
#define OS STARVE WAI\overline{T} MAX -100 /* Maximum time on hold for starving protection
#define OS_STATIC_BUF_MBX 10 /* when OS STATIC MBOX != 0, # of buffer element
#define OS_STATIC_MBX 2 /* If !=0 how many mailboxes
#define OS_STATIC_NAME 0 /* If named mailboxes/semaphore/task, size in char #define OS_STATIC_SEM 5 /* If !=0 how many semaphores and mutexes
                                                                                                               * /
#define OS_STATIC_TASK 5 /* If !=0 number of bytes for all stacks
#define OS_STATIC_TASK 5 /* If !=0 how many tasks (excluding A&E and Idle)
#define OS_STATIC_TIM_SRV 0 /* If !=0 how many timer services
                                                                                                               * /
#define OS_STATIC_TIM_SRV 0  /* If !=0 how many timer services
#define OS_TASK_SUSPEND 1  /* If a task can suspend another one
#define OS_TIMEOUT 1  /* !=0 enables blocking timeout
#define OS_TIMER_CB 10  /* !=0 gives the timer callback period
#define OS_TIMER_SRV 0  /* !=0 includes the timer services
#define OS_TIMER_US 50000/* !=0 enables timer & specifies the period in uS
#define OS_USE_TASK_ARG 1  /* If tasks have arguments
                                                                                                               * /
```

### 8.8 Case 7: Full feature Build (no names / no runtime creation)

### Table 8-8: Case 7 build options

```
* /
#define OS_LOGGING_TYPE 0 /* Type of logging to use
#define OS_MAILBOX 1 /* If mailboxes are used
#define OS_MAX_PEND_RQST 32U /* Maximum number of requests posted in ISRs
                                                                                                * /
                                                                                                * /
#define OS_MIN_STACK_USE 0 /* If the kernel minimizes its stack usage #define OS_MIX_DEADLOCK 0 /* To enable the mutex deadlock detection #define OS_MIX_INVERSION 1 /* To enable protection against priority inversion #define OS_NAMES 0 /* != 0 when named Tasks / Semaphores / Mailboxes
                                                                                                */
                                                                                                */
#define OS_NAMES
#ifndef OS_NESTED_INTS
                                                                                                */
 #define OS NESTED INTS 0 /* If operating with nested interrupts
                                                                                                */
#define OS_STARVE_RUN_MAX -10 /* Maximum Timer Tick for starving protection
#define OS STARVE WAI\overline{T} MAX -100 /* Maximum time on hold for starving protection
#define OS_STATIC_BUF_MBX 0 /* when OS STATIC MBOX != 0, # of buffer element
#define OS_STATIC_MBX 0 /* If !=0 how many mailboxes
#define OS_STATIC_NAME 0 /* If named mailboxes/semaphore/task, size in characteristic of the define OS_STATIC_SEM 0 /* If !=0 how many semaphores and mutexes
                             0 /* If named mailboxes/semaphore/task, size in char
                                                                                                * /
*/
                                                                                                * /
```

### 8.9 Case 8: Full build adding the optional timer services

Table 8-9: Case 8 build options

```
*/
#define OS_LOGGING_TYPE 0 /* Type of logging to use
#define OS_MAILBOX 1 /* If mailboxes are used
#define OS_MAX_PEND_RQST 32U /* Maximum number of requests posted in ISRs
                                                                                               * /
                                                                                               */
#define OS_MIN_STACK_USE 0 /* If the kernel minimizes its stack usage #define OS_MIX_DEADLOCK 0 /* To enable the mutex deadlock detection #define OS_MIX_INVERSION 1 /* To enable protection against priority inversion #define OS_NAMES 0 /* != 0 when named Tasks / Semaphores / Mailboxes
                                                                                               * /
                                                                                               */
#define OS_NAMES
#ifndef OS_NESTED_INTS
                                                                                               */
 #define OS NESTED INTS 0 /* If operating with nested interrupts
                                                                                               */
#define OS_STARVE_RUN_MAX -10 /* Maximum Timer Tick for starving protection
#define OS STARVE WAI\overline{T} MAX -100 /* Maximum time on hold for starving protection
#define OS_STATIC_BUF_MBX 0 /* when OS STATIC MBOX != 0, # of buffer element
#define OS_STATIC_MBX 0 /* If !=0 how many mailboxes
#define OS_STATIC_NAME 0 /* If named mailboxes/semaphore/task, size in char #define OS_STATIC_SEM 0 /* If !=0 how many semaphores and mutexes
                                                                                               * /
*/
                                                                                               * /
```